

		_13	,0	
Word Offset	Bit	Description	Initial Setting by IOP	Value stored by CHN
0	0-7	Sequence Number	0	Sequence #
	8-15	Available Exchanges	0	Available LCs
	16-31	Total Queued in Channel	0	Total Queued
(IOP will set for zSeries only! Zero, Otherwise)	0-7	Control Block Code	0xFC	0xFC
	8	Control Block Code Qualifier	0	0
	9-12	Reserved	0	0
	13	CHN unavailable (NOT USED)	0	0
	14	CHN Allowed to Store into Area	1	1
wise)	15	CHN did Store into Area	0	1
	16-23	CHID	CHID	CHID
	24-31	Reserved	0	0
2-17	2x256	2 bits per Port Queue Counters	0	Set per Port
18-31		reserved - for either CHN or IOP (just in case)	0	Don't Store Anything

Fig. 2

132 Initial Setting by Value stored by Word Bit Description Offset CHN Sequence Number 0 0-7 0 Sequence # 8-15 Available Exchanges 0 Available Exch. 16-31 Total Queued in Channel 0 Total Queued 0-7 Control Block Code 0xFC 0xFC 1 (IOP 8 Control Block Code Qualifier 0 will set 9-12 ō for Reserved zSeries CHN unavailable (NOT USED) 0 only! 13 Ō Zero, Other-14 CHN Allowed to Store into Area 1 1 wise) 1 15 CHN did Store into Area 0 16-23 CHID CHID CHID DMA Storage Request Queue 24 0 Set to 1 if Threshold Reached reached 25-31 Reserved 0 2-31 reserved - for either CHN or 0 Don't Store IOP (just in case) **Anything** 

Fig. 3

		13	:4	
Word Offset	Bit	Description	Initial Setting by IOP	Value stored by IOP
0	0-7	Sequence Number	0	Sequence #
	8-15	Reserved	0	0
	16-31	Total Queued in Channel	0	Total Queued
1 (IOP will set for zSeries	0-7	Control Block Code	0xFC	0xFC
	8	reserved	1	1
	9-13		0	0
only! Zero,	14	IOP Allowed to store into Area	1	1
Other- wise)	15	IOP did Store into Area	0	1
	16-23	CHID	CHID	CHID
	24-31	Reserved	0	0
2-9	1x256	IOP_Q2Busy	0	Set per Port
10-17	1x256	IOP_Q1Busy	0	Set per Port
18-25	1x256	IOP_PrevQBusy	0	Set per Port
26-31		Reserved	0	0

Fig. 4

			136	
Word Offset	Bit	Description	Initial Setting by IOP	Value stored by IOP
0	0-7	Sequence Number	0	Sequence #
	8-15	Reserved	0	0
	16-31	Total Queued in Channel	0	Total Queued
1 (IOP will set	0-7	Control Block Code	0xFC	0xFC
	8	Control Block Code Qualifier	1	1
for zSeries	9-13	Reserved	0	0
only! Zero,	14	IOP Allowed to store into Area	1	1
Other- wise)	15	IOP did Store into Area	0	1
,	16-23	CHID	CHID	CHID
	24-31	Reserved	0	0
2-31		Reserved	0	0

Fig. 5

139 FC Bit Description FCV non-Ficon 0-1 2 CHN\_Qcount(port) + FC MaxStoreRegs One Deep Queue Number of Starts Queued IOP\_Q1busy(port) + + "AEX" Bit from Vector. IOP\_Q2busy(port) to Port -OR-Note: To compute For Pre-zSeries. (Total number of Busyness of set bit to 0 AEX: If Starts queued to the Channel Busy 3 Channel AvailableExchanges = port) Vector Bit 0, then "AEX" = 1. Otherwise, "AEX" = 0 Link Init Req'd If Link Init required, set bit to 1 4 5 Previously IOP\_PrevQbusy(port) 0 Queued Start m 6 7 Destination FCV DPbusy(port) 0 0 Port Busy "AEX" -OR'd with -Channel If Available Exchanges Channel Busy Hardware = 0, set bit to 1. FC\_\_MaxStoreRegs Vector Bit Otherwise, set to 0 Availablity 8-13 O Reserved 0 0 14 If FICON path not storing statistics in HSA (FC/FCV\_StatsActive = Unknown PathWeight 0), set this bit to 1. For Pre-zSeries non-FICON paths: If path is on another IOP -OR-State the Channel Busy Vector is on, set this bit to 1 Set to 1 if Preferred Path bit is ON & this path is NOT preferred 15 Favor Preferred Path path 16-31 Total Queued FCV\_TotalQueued + TotalQueued + Channel Busy Vector Bit x 8 in Channel IOP\_TotalQueued IOP\_TotalQueued

Fig. 6